

## Claims

1. A method for simulating a chip circuit, comprising:  
  
defining a library of components for a processor;  
  
defining interconnections for a set of pipelined processors including the  
5 processor;  
  
generating a processor circuit by combining the library of components and the  
interconnections for the set of pipelined processors;  
  
generating a code representation of a model of the set of pipelined processors; and  
  
comparing signals generated by the code representation to signals generated by  
10 the processor circuit, wherein if the comparison of the signals is unacceptable, the  
method includes,  
  
identifying a cause of the unacceptable comparison of the signals at a  
block level of the processor circuit.
- 15 2. The method of claim 1, wherein the library of components is included as  
register transfer logic (RTL).
3. The method of claim 1, wherein the interconnections for the set of  
pipelined processors is included in a structural netlist.
- 20 4. The method of claim 1, wherein the set of pipelined processors are  
configured to manipulate layers of a header of a data packet in stages.

5. The method of claim 1, wherein the method operation of identifying a cause of the unacceptable comparison of the signals at a block level of the processor circuit includes,

5 inserting a patch into the code representation to identify a signal level location for the unacceptable comparison of the signals.

6. A method for debugging a processor circuit, comprising:  
identifying a block level location having an error from a first simulation;  
10 inserting a patch into a thread specific to the block level location of the error;  
executing the simulation to determine a signal level location of the error through information generated by the patch; and  
correcting a code representation of a processor associated with the error.

15 7. The method of claim 6, wherein the patch is a print command.

8. The method of claim 6, wherein the method operation of executing the simulation to determine a signal level location through information generated by the patch includes,  
20 triggering a print statement indicating the signal level location of the error.

9. An apparatus for simulating a chip circuit, comprising:

logic for generating a processor circuit by combining a library of components and defined interconnections for a set of pipelined processors;

logic for generating a code representation of a model of the processor; and

5 logic for comparing signals generated by the code representation to signals generated by the processor circuit, wherein if the comparison of the signals is unacceptable, the logic for comparing signals includes,

logic for identifying a cause of the unacceptable comparison of the signals at a block level of the code representation.

10

10. The apparatus of claim 9, wherein logic for identifying a cause of the unacceptable comparison of the signals at a block level of the processor circuit includes,

logic for inserting a patch into the code representation to identify a signal level location for the unacceptable comparison of the signals.

15

11. The apparatus of claim 9, wherein the library of components is included as register transfer logic (RTL).

12. The apparatus of claim 9, wherein the interconnections for the set of  
20 pipelined processors is included in a structural netlist.

13. The apparatus of claim 10, wherein the patch includes logic for executing a print statement.

14. The apparatus of claim 9, wherein each logic component is one of  
5 hardware and software.

15. A computer readable medium having program instructions for simulating a chip circuit, comprising:

program instructions for defining a library of components for a processor;

10 program instructions for defining interconnections for a set of pipelined processors including the processor;

program instructions for generating a processor circuit by combining the library of components and the interconnections for the set of pipelined processors;

15 program instructions for generating a code representation of a model of the set of pipelined processors; and

program instructions for comparing signals generated by the code representation to signals generated by the processor circuit, wherein if the comparison of the signals is unacceptable, the computer readable medium includes,

20 program instructions for identifying a cause of the unacceptable comparison of the signals at a block level of the processor circuit.

16. The computer readable medium of claim 15, wherein the library of components is included as register transfer logic (RTL).

17. The computer readable medium of claim 15, wherein the interconnections  
5 for the set of pipelined processors are included in a structural netlist.

18. The computer readable medium of claim 15, wherein the set of pipelined processors are configured to manipulate layers of a header of a data packet in stages.

10 19. The computer readable medium of claim 15, wherein the program instructions for identifying a cause of the unacceptable comparison of the signals at a block level of the processor circuit includes,

program instructions for inserting a patch into the code representation to identify a signal level location for the unacceptable comparison of the signals.

15